If the bitfile name follows this scheme: 4_1k_512B.bit Packet length is the length of the whole packet (including ID and checksum) in bytes. Sampling rate is the sampling rate for each data source, Sources determine the number of sources that are generating the data, Path to bitfile is the path to a previously generated FPGA configuration file, Output directory is the directory where the resulting hdf5 file will be saved to, Offline data viewer – hdf5 file reading and displaying saved data as time-seriesĪt a start, the menu will show up.Online data acquisition – receiving data from FPGA and writing it to hdf5, with data real-time data visualization,.The main functions of this Python application are: Now GUI application can be started by calling: python start_gui.pyĪssuming you are currently in fpga_data_transfer_demo/python/src directory, else just provide the full, or relative path to the start_gui.py script. While pyqtgraph must be installed from devel branch from its git repository as its latest release does not support Pyside2: pip install git+ All but one can be installed by calling : pip install -r requirements.txt To activate the environment: source venv/bin/activateĪll required packages are listed in the requirements.txt file in the /python directory.

We recommend creating a separate virtual environment for this project.

To perform data acquisition a bitfile generated from corresponding VHDL sources is required. This post will outline the setup of Python application and its usage examples.Īll necessary files can be found in the Wizzdev GitHub repository under fpga_data_transfer_demo/python/src.

Opalkelly library altium designer